Lógica Digital (1001351)




Circuitos Combinacionais: Multiplexadores


Prof. Ricardo Menotti menotti@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Multiplexador 2-para-1





(b) Circuit

(c) Graphical symbol

S	$f(s, x_1, x_2)$
0	x_1
1	x_2

(d) More compact truth-table representation

figure4.23.v

```
module mux2to1 (w0, w1, s, f);
input w0, w1, s;
output f;

assign f = s ? w1 : w0;
endmodule
```

figure4.24.v

```
module mux2to1 (w0, w1, s, f);
input w0, w1, s;
output reg f;

always @(w0, w1, s)
f = s ? w1 : w0;
endmodule
```

figure4.26.v

```
module mux2to1 (w0, w1, s, f);
    input w0, w1, s;
    output reg f;
3
4
    always @(w0, w1, s)
5
    if (s==0)
     f = w0;
    else
     f = w1;
10 endmodule
```

Multiplexador 4-para-1





Figure 4.2 A 4-to-1 multiplexer.



(a) Graphical symbol

s_1	s_0	f
0	0	w_0
0	1	w_1
1	0	w_2
1	1	w_3

(b) Truth table

Multiplexador 4-para-1




Figure 4.3 Using 2-to-1 multiplexers to build a 4-to-1 multiplexer.

figure4.25.v

```
module mux4to1 (w0, w1, w2, w3, S, f);
input w0, w1, w2, w3;
input [1:0] S;
output f;

assign f = S[1] ? (S[0] ? w3 : w2) : (S[0] ? w1 : w0);
endmodule
```

figure4.27.v

```
module mux4to1 (w0, w1, w2, w3, S, f);
    input w0, w1, w2, w3;
    input [1:0] S;
    output reg f;
5
    always @(*)
6
     if (S == 2'b00)
      f = w0;
   else if (S == 2'b01)
     f = w1;
10
else if (S == 2'b10)
     f = w2;
12
   else if (S == 2'b11)
13
      f = w3;
14
15 endmodule
```

figure4.28.v

```
module mux4to1 (W, S, f);
    input [0:3] W;
    input [1:0] S;
    output reg f;
5
    always @(W, S)
6
     if (S == 0)
      f = W[0];
   else if (S == 1)
      f = W[1]:
10
else if (S == 2)
      f = W[2];
12
   else if (S == 3)
13
      f = W[3];
14
15 endmodule
```

figure4.30.v

```
module mux4to1 (W, S, f);
    input [0:3] W;
    input [1:0] S;
    output reg f;
5
    always @(W, S)
6
      case (S)
     0: f = W[0];
   1: f = W[1];
   2: f = W[2];
10
     3: f = W[3]:
11
    endcase
12
  endmodule
```

Multiplexador 16-para-1




figure4.29.v

```
module mux16to1 (W, S, f);
     input [0:15]W;
     input [3:0] S;
     output f;
     wire [0:3] M;
6
     mux4to1 Mux1 (W[0:3], S[1:0], M[0]);
     mux4to1 Mux2 (W[4:7], S[1:0], M[1]);
     mux4to1 Mux3 (W[8:11], S[1:0], M[2]);
Q
     mux4to1 Mux4 (W[12:15], S[1:0], M[3]);
10
     mux4to1 Mux5 (M[0:3], S[3:2], f);
11
   endmodule
```


figure4.42.v

```
module mux16to1 (W, S16, f);
      input [0:15]W;
      input [3:0] S16;
      output reg f;
 5
 6
      always @(W, S16)
      case (S16[3:2])
        0: mux4to1 (W[0:3], S16[1:0], f);
 9
       1: mux4to1 (W[4:7], S16[1:0], f);
10
        2: mux4to1 (W[8:11], S16[1:0], f);
11
        3: mux4to1 (W[12:15], S16[1:0], f);
12
      endcase
13
      // Task that specifies a 4-to-1 multiplexer
14
      task mux4to1;
       input [0:3] X;
15
16
       input [1:0] S4;
17
        output reg g;
18
       case (S4)
19
       0: g = X[0]:
20
         1: g = X[1];
21
          2: g = X[2];
22
          3: g = X[3]:
23
        endcase
24
      endtask
    endmodule
```


figure4.43.v

```
module mux16to1 (W, S16, f);
      input [0:15]W;
      input [3:0] S16:
      output reg f;
      // Function that specifies a 4-to-1 multiplexer
 5
      function mux4to1:
       input [0:3] X;
       input [1:0] S4;
 9
        case (S4)
10
       0: mux4to1 = X[0]:
        1: mux4to1 = X[1];
11
         2: mux4to1 = X[2];
12
13
         3: mux4to1 = X[3];
14
        endcase
15
      endfunction
16
17
      always Q(W. S16)
        case (S16[3:2])
18
19
       0: f = mux4to1 (W[0:3], S16[1:0]);
         1: f = mux4to1 (W[4:7], S16[1:0]);
20
21
          2: f = mux4to1 (W[8:11], S16[1:0]);
22
         3: f = mux4to1 (W[12:15], S16[1:0]);
23
        endcase
    endmodule
```

Crossbar 2x2



(a) A 2x2 crossbar switch




(b) Implementation using multiplexers

Teorema de Shannon:

$$f(w_1, w_2, ..., w_n) = \overline{w}_1.f(0, w_2, ..., w_n) + w_1.f(1, w_2, ..., w_n)$$

$w_1 \ w_2$	f	$\begin{array}{c} w_2 \\ w_1 \end{array}$
0 0	0	,
0 1	1	
1 0	1	$i - \int_{-1}^{1}$
1 1	0	0

(a) Implementation using a 4-to-1 multiplexer



(b) Modified truth table




Figure 4.6 Synthesis of a logic function using mutiplexers.




Figure 4.7 Implementation of the three-input majority function using a 4-to-1 multiplexer.




Figure 4.8 Three-input XOR implemented with 2-to-1 multiplexers.





Figure 4.9 Three-input XOR implemented with a 4-to-1 multiplexer.



(a) Truth table




Figure 4.10 The three-input majority function implemented using a 2-to-1 multiplexer.

Bibliografia

Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)

uf 63

Circuitos Combinacionais: Multiplexadores

Prof. Ricardo Menotti menotti@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos Prof. Luciano de Oliveira Neris Ineris@ufscar.br