Lógica Digital (1001351)



Circuitos Combinacionais: Conversores de códigos

Prof. Ricardo Menotti menotti@ufscar.br


Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos

$w_1 \ w_0$	y ₀	y_1	y_2	y_3
0 0	1	0	0	0
0 1	0	1	0	0
1 0	0	0	1	0
1 1	0	0	0	1

(a) Truth table



(b) Graphical symbol





Figure 4.13 A 2-to-4 decoder.






figure4.31.v

```
module dec2to4 (W, En, Y);
     input [1:0]W;
     input En;
     output reg [0:3] Y;
5
     always @(W, En)
6
       case ({En,W})
         3'b100: Y = 4'b1000;
         3'b101: Y = 4'b0100;
9
         3'b110: Y = 4'b0010:
10
         3'b111: Y = 4'b0001:
11
         default: Y = 4'b0000:
12
       endcase
13
14 endmodule
```

figure4.32.v

```
module dec2to4 (W, En, Y);
     input [1:0] W;
     input En;
 3
     output reg [0:3] Y;
 5
     always @(W, En)
     begin
     if (En == 0)
 8
       Y = 4'b0000;
9
       else
10
1.1
       case (W)
12
        0: Y = 4'b1000;
13
         1: Y = 4'b0100;
       2: Y = 4'b0010:
14
       3: Y = 4'b0001;
15
         endcase
16
17
     end
   endmodule
```

figure4.37.v

```
module dec2to4 (W, En, Y);
    input [1:0] W;
    input En;
     output reg [0:3] Y;
    integer k;
5
6
     always @(W, En)
7
      for (k = 0; k \le 3; k = k+1)
        if ((W == k) && (En == 1))
        Y[k] = 1;
10
         else
11
        Y[k] = 0;
12
13 endmodule
```




Figure 4.15 A 3-to-8 decoder using two 2-to-4 decoders.




Figure 4.16 A 4-to-16 decoder built using a decoder tree.

figure4.33.v

```
module dec4to16 (W, En, Y);
     input [3:0] W;
     input En;
     output [0:15] Y;
     wire [0:3] M;
6
     dec2to4 Dec1 (W[3:2], M[0:3], En);
     dec2to4 Dec2 (W[1:0], Y[0:3], M[0]);
    dec2to4 Dec3 (W[1:0], Y[4:7], M[1]);
     dec2to4 Dec4 (W[1:0], Y[8:11], M[2]);
10
     dec2to4 Dec5 (W[1:0], Y[12:15], M[3]);
11
   endmodule
```




Figure 4.17 A 4-to-1 multiplexer built using a decoder.




Figure 4.44 Circuit for Example 4.24.

Codificadores

Codificadores

w_3	w_2	w_1	w_0	<i>y</i> ₁	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Truth table




Figure 4.19 A 4-to-2 binary encoder.

Codificadores

w_3	w_2	w_1	w_0	y_1	y_0	Z
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	\mathbf{X}	1	0	1
1	X	X	X	1	1	1

Figure 4.20 Truth table for a 4-to-2 priority encoder.

figure4.36.v


```
module priority (W, Y, z);
     input [3:0] W;
     output reg [1:0] Y;
     output reg z;
 5
 6
      always @(W)
      begin
       z = 1;
 9
       casex (W)
10
       4'b1xxx: Y = 3;
         4'b01xx: Y = 2;
11
12
         4'b001x: Y = 1;
13
         4'b0001: Y = 0;
14
         default:
15
         begin
16
         z = 0;
17
         Y = 2'bx;
18
       end
19
       endcase
20
     end
    endmodule
```

figure4.38.v

```
module priority (W, Y, z);
    input [3:0] W;
    output reg [1:0] Y;
    output reg z;
    integer k;
5
6
    always @(W)
8
    begin
    Y = 2'bx;
9
  z = 0;
10
for (k = 0; k < 4; k = k+1)
12 if (W[k])
13
   begin
     Y = k;
14
      z = 1;
15
16
        end
    end
17
  endmodule
```

Conversores de Códigos


Conversores de Códigos



(a) Code converter



(b) 7-segment display



(c) Truth table

Figure 4.21 A hex-to-7-segment display code converter.

figure4.34.v

```
module seg7 (hex, leds);
      input [3:0] hex;
      output reg [1:7] leds;
      always @(hex)
 5
        case (hex)
                    //abcdefq
           0: leds = 7'b11111110:
           1: leds = 7'b0110000:
           2: leds = 7'b1101101;
 9
           3: leds = 7'b1111001:
10
           4: leds = 7'b0110011:
11
           5: leds = 7'b1011011;
12
           6: leds = 7'b10111111;
13
          7: leds = 7'b1110000;
14
           8: leds = 7'b11111111;
           9: leds = 7'b1111011;
15
16
          10: leds = 7'b1110111; // A
17
          11: leds = 7'b0011111: // b
18
          12: leds = 7'b1001110; // C
19
          13: leds = 7'b0111101: //d
20
          14: leds = 7'b1001111: // E
21
          15: leds = 7'b1000111; // F
22
        endcase
    endmodule
```

Bibliografia

Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)



Circuitos Combinacionais: Conversores de códigos

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos