Lógica Digital (1001351)



Circuitos Sequenciais: Máquinas de Estados Finitos

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos

Modelo de *Mealy*

Clock cycle:	t_0	t_1	t_2	t_3	t_4	t_5	t_6	t_7	t_8	t 9	t_{10}
<i>w</i> :	0	1	0	1	1	0	1	1	1	0	1
Clock cycle: w: z:	0	0	0	0	1	0	0	1	1	0	0

Figure 6.22 Sequences of input and output signals.

Máquina de Estados Finitos (Mealy)




Figure 6.23 State diagram of an FSM that realizes the task in Figure 6.22.

Tabela de Estados

Present state	Next	state	Output z		
	w = 0	w = 1	w = 0	w = 1	
A	A	В	0	0	
В	A	В	0	1	

Figure 6.24 State table for the FSM in Figure 6.23.


Tabela de Atribuição de Estados

Present	Next	state	Output		
state	w = 0	w = 1	w = 0	w = 1	
У	Y	Y	z	z	
0	0	1	0	0	
1	0	1	0	1	

Figure 6.25 State-assigned table for the FSM in Figure 6.24.

$$Y = D = w$$
$$z = wy$$

Circuito Resultante e Simulação








Figure 6.26 Implementation of the FSM in Figure 6.25.

Circuito Resultante (melhorado) e Simulação





(b) Timing diagram

igure 6.27 Circuit that implements the specification in Figure 6.2.

Máquina de Estados Finitos (Mealy)




Figure 6.28 State diagram for Example 6.4.

Bibliografia

• Brown, S. & Vranesic, Z. - Fundamentals of Digital Logic with Verilog Design, 3rd Ed., Mc Graw Hill, 2009

Lógica Digital (1001351)



Circuitos Sequenciais: Máquinas de Estados Finitos

Prof. Ricardo Menotti menotti@ufscar.br

Prof. Luciano de Oliveira Neris Ineris@ufscar.br

Atualizado em: 1 de abril de 2024

Departamento de Computação Centro de Ciências Exatas e de Tecnologia Universidade Federal de São Carlos